

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/424,670	05/11/2000	Yoichi Hijikata	104824	7939
7590 05/03/2005		EXAMINER		
Oliff & Berridge PO Box 19928			WILSON, YOLANDA L	
Alexandria, VA 22320		ART UNIT	PAPER NUMBER	
•			2113	-

DATE MAILED: 05/03/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
Office Action Summer	09/424,670	HIJIKATA, YOICHI
Office Action Summary	Examiner	Art Unit
	Yolanda Wilson	2113
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet wi	th the correspondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	66(a). In no event, however, may a r within the statutory minimum of thin ill apply and will expire SIX (6) MON cause the application to become AE	eply be timely filed  y (30) days will be considered timely.  THS from the mailing date of this communication  ANDONED (35 U.S.C. § 133).
Status		
1)⊠ Responsive to communication(s) filed on 16 Fe	ebruary 2005.	
	action is non-final.	
3) Since this application is in condition for allowar		ers, prosecution as to the merits is
closed in accordance with the practice under E	· · · · · · · · · · · · · · · · · · ·	• •
Disposition of Claims	-	
Disposition of Claims		
4) Claim(s) <u>1,3-7 and 9-13</u> is/are pending in the a		
4a) Of the above claim(s) is/are withdray	vn from consideration.	
5) Claim(s) is/are allowed.	•	
6)⊠ Claim(s) <u>1,3-7 and 9-13</u> is/are rejected.		
7)☐ Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/or	election requirement.	
Application Papers		
9) The specification is objected to by the Examine	r.	
10)☐ The drawing(s) filed on is/are: a)☐ acce	epted or b) objected to	by the Examiner.
Applicant may not request that any objection to the	drawing(s) be held in abeyar	ice. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correcti	on is required if the drawing	(s) is objected to. See 37 CFR 1.121(c
11)☐ The oath or declaration is objected to by the Ex	·	
Priority under 35 U.S.C. § 119		
	anianiku undan SELLOO S	440(a) (d) == (6
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:	priority uniter 35 U.S.C. §	r 113(a)-(u) of (i).
· _ ·	have been received	
		nnlication No
2. Certified copies of the priority documents		·· ——
3. Copies of the certified copies of the prior	-	received in this matternal stage
application from the International Bureau		raccived
* See the attached detailed Office action for a list of	or the certified copies not	iecelveu.
Attachment(s)	<b>Λ</b> □	
Notice of References Cited (PTO-892)     Notice of Draftsperson's Patent Drawing Review (PTO-948)		ummary (PTO-413) s)/Mail Date
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) D Notice of Ir	formal Patent Application (PTO-152)
Paper Na/a\/Mail Data 02/16/2005	6) 🔲 Other:	<u>_</u> .
Paper No(s)/Mail Date 02/16/2005.  S. Patent and Trademark Office		

Application/Control Number: 09/424,670 Page 2

Art Unit: 2113

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1,3-7,9-13 are rejected under 35 U.S.C. 102(b) as being anticipated by Swoboda (USPN 5828824A). As appears in claim 1, Swoboda discloses a central processing unit formed to be switchable between said user mode and said debugging mode, for executing instructions in each of said user mode and said debugging mode in column 9, lines 8-23.

Swoboda discloses a debugging terminal connected to a communication line for transferring debugging information, that is used for on-chip debugging, to and from an external debugging tool in column 6, line 65 – column 7, line 2 and column 9, lines 21-23.

Swoboda discloses a switch that switches said central processing unit from said user mode to said debugging mode when a forced break is input through the debugging terminal that is not used in said user mode, except for inputting the forced in column 4, line 66 – column 5, line 2.

3. As per claim 3, Swoboda discloses said microcomputer comprises a first monitor means that transfers data to and from a second monitor means determining a primitive

column 9, lines 8-40.

command to be executed according to said data received from said second monitor means and executing the determined primitive command said second monitor being provided outside said microcomputer for converting a debugging command into at least one primitive command; a single communications line for transferring said data in a halfduplex bi-directional manner is connected to said debugging terminal; said central processing unit executes a user program when in said user mode and executes said

primitive command when in said debugging mode in column 8, 51-67 - column 9, line 1;

Page 3

Swoboda discloses said switch switches said central processing unit from said user mode to said debugging mode when a forced break is input through said debugging terminal in column 4, lines 66-67 – column 5, lines 1-2. The switch can also be seen in Figure 10 as the TEST pin and it is disclosed in column 17, line 55 - column 18, line 35.

- 4. As per claim 4, Swoboda discloses a holder that holds a terminal for the input of a forced break at a first level which is either one of high and (should be or) low during a state in which no external debugging tool is connected in column 7, lines 5-14. Swoboda discloses wherein said central processing unit starts execution in said user mode when said terminal for inputting said forced break is at a time of reset or starts execution in said debugging mode when said terminal for inputting said forced break is not at said first level at a time of reset in column 20, lines 49-52.
- 5. As per claim 5, Swoboda discloses a holder that holds a terminal for the input of a forced break at a first level which is either one of high and (should be or) low during a

Page 4

state in which no external debugging tool is connected, wherein said central processing unit starts execution in said user mode when said terminal for inputting said forced break is at a time of reset or starts execution in said debugging mode when said terminal for inputting said forced break is not at said first level at a time of reset in column 20, lines 49-52.

- As per claim 6, Swoboda discloses a holder that holds a terminal for the input of 6. a forced break at a first level which is either one of high and (should be or) low during a state in which no external debugging tool is connected, wherein said central processing unit starts execution in said user mode when said terminal for inputting said forced break is at a time of reset or starts execution in said debugging mode when said terminal for inputting said forced break is not at said first level at a time of reset in column 20, lines 49-52.
- 7. As per claim 7, Swoboda discloses the microcomputer of claim 1; an input source of data that is to be a processing object of said microcomputer; and an output device for outputting data that has been processing by said microcomputer column 9, lines 8-23; column 4, lines 66-67 – column 5, lines 1-2.
- 8. As per claim 8, Swoboda discloses the microcomputer of claim 2; an input source of data that is to be a processing object of said microcomputer; and an output device for outputting data that has been processing by said microcomputer in column 9, lines 8-40 and column 4, lines 66-67 – column 5, lines 1-2.
- 9. As per claim 9, Swoboda discloses the microcomputer of claim 3; an input source of data that is to be a processing object of said microcomputer; and an output device for

outputting data that has been processing by said microcomputer in column 8, 51-67 – column 9, line 1; column 9, lines 8-40; column 4, lines 66-67 – column 5, lines 1-2.

- 10. As per claim 10, Swoboda discloses the microcomputer of claim 4; an input source of data that is to be a processing object of said microcomputer; and an output device for outputting data that has been processing by said microcomputer in column 20, lines 49-52.
- 11. As per claim 11, Swoboda discloses the microcomputer of claim 5; an input source of data that is to be a processing object of said microcomputer; and an output device for outputting data that has been processing by said microcomputer in column 20, lines 49-52.
- 12. As per claim 12, Swoboda discloses the microcomputer of claim 6; an input source of data that is to be a processing object of said microcomputer; and an output device for outputting data that has been processing by said microcomputer in column 20, lines 49-52.
- 13. As per claim 13, a second monitor that performs processing for converting a debugging command developed by a host system into at least one primitive command; a first monitor that transfers data to and from said second monitor determining a primitive command to be executed according to said data received from said second monitor and executing the determined primitive command; a debugging terminal provided on a chip including said central processing unit and connected to a communications line for transferring debugging information, that is used for on-chip

debugging, to and from an external debugging tool in column 6, line 65 – column 7, line 2; in column 8, line 51 – column 9, line 1; column 9, lines 8-40.

Swoboda discloses a switch that switches said central processing unit from said user mode to said debugging mode when a forced break is input through said debugging terminal not used in said user mode, except for inputting the forced break in column 4, line 66 – column 5, line 2. The switch can also be seen in Figure 10 as the TEST pin and it is disclosed in column 17, line 55 – column 18, line 35.

## Response to Arguments

- 14. Applicant's arguments filed in the RCE filed February 16, 2005 have been fully considered but they are not persuasive. The arguments presented on page 7 of the Remarks Section by Applicant include "In particular, Swoboda does not disclose or suggest a microcomputer, including at least a debugging terminal connected to a communications line for transferring debugging information, that is used for on-chip debugging, to and from an external debugging tool, and a switch that switches a central processing unit from a user mode to a debugging mode when a forced break is input through the debugging terminal that is not used in the user mode, except for inputting the forced break." Examiner respectfully disagrees with Applicant.
- 15. As indicated above in the rejection of this limitation Swoboda discloses the debugging terminal used for on-chip debugging in column 6, line 65 column 7, line 2 and column 9, lines 21-23. The debugging terminal is the JTAG interface. Swoboda discloses the switch that switches from user mode to test mode in column 4, line 66 –

Application/Control Number: 09/424,670 Page 7

**Art Unit: 2113** 

column 5, line 2. This switch can also be seen in Figure 10 as the TEST pin and it is disclosed in column 17, line 55 – column 18, line 35.

- 16. Applicant's arguments on page 8 of the Remarks Section pertain to the two additional terminals nET1 and nET0, which are noted by the Examiner. These two terminals are only used during testing mode for triggering.
- 17. Applicant also argues on page 8 of the Remarks Section "Swoboda is silent about using debugging terminals in a user mode only to input forced breaks and also using the debugging terminal in a debugging mode." Examiner respectfully with Applicant.
- 18. Swoboda discloses this information in column 17, line 55 column 18, line 35.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yolanda Wilson whose telephone number is (571) 272-3653. The examiner can normally be reached on M-F (7:30-4:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/424,670 Page 8

Art Unit: 2113

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Yolanda Wilson Examiner Art Unit 2113

ylw

RCEERT BEAUSOLIEL

STEEN SORY PATENT EXAMINER
EXCHANGOLOGY CENTER 2100